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1. General  description
The HEF4521B consists of a chain of 24 toggle flip-flops with an overriding asynchronous 
master reset input (MR), and an input circuit that allows three modes of operation. The 
single inverting stage (A2 to Y2) functions as: a crystal oscillator, an input buffer for an 
external oscillator or in combination with A1 as an RC oscillator. The crystal oscillator 
operates in Low-power mode when pins VSS1 and VDD1 are supplied via external resistors.
Each flip-flop divides the frequency of the previous flip-flop by two, consequently the 
HEF4521B counts up to 224 = 16777216. The counting advances on the HIGH-to-LOW 
transition of the clock (A2). The outputs from each of the last seven stages (218 to 224) are 
available for additional flexibility.
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS 
(usually ground). Unused inputs must be connected to VDD, VSS, or another input.
2.  Features and benefits
 Low power crystal oscillator operation
 Fully static operation
 5 V, 10 V, and 15 V parametric ratings
 Standardized symmetrical output characteristics
 Specified from 40 C to +85 C
 Complies with JEDEC standard JESD 13-B
3. Ordering  information
 
HEF4521B
24-stage frequency divider and oscillator
Rev. 6 — 21 November 2011 Product data sheet
Table 1. Ordering information
All types operate from 40 C to +85 C.
Type number Package
Name Description Version
HEF4521BP DIP16 plastic dual in-line package; 16-leads (300 mil) SOT38-4
HEF4521BT SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1HEF4521B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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4. Functional  diagram
 
Fig 1. Functional diagram
Fig 2. Schematic diagram of clock input circuitry
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Fig 3. Logic diagram
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5. Pinning  information
5.1 Pinning
 
5.2 Pin description
 
6. Count  capacity
 
Fig 4. Pin configuration
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15
Table 2. Pin description
Symbol Pin Description
MR 2 master reset input
VSS1 3 ground supply voltage 1
VDD1 5 supply voltage 1
Y1, Y2 7, 4 external oscillator connection
VSS 8 ground supply voltage
A1, A2 9, 6 external oscillator connection
Q18 to Q24 10, 11, 12, 13, 14, 15, 1 output
VDD 16 supply voltage
Table 3. Count capacity
Output Count capacity
Q18 218 = 262144
Q19 219 = 524288
Q20 220 = 1048576
Q21 221 = 2097152
Q22 222 = 4194304
Q23 223 = 8388608
Q24 224 = 16777216HEF4521B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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7. Functional  test
A test function has been included to reduce the test time required to test all 24 counter 
stages. This test function divides the counter into three 8-stage sections by connecting 
VSS1 to VDD and VDD1 to VSS. 255 counts are loaded into each of the 8-stage sections in 
parallel via A2 (connected to Y2). All flip-flops are now at a HIGH level. The counter is 
now returned to the normal 24-stage in series configuration by connecting VSS1 to VSS 
and VDD1 to VDD. Entering one more pulse into input A2 causes the counter to ripple from 
an all HIGH state to an all LOW state.
 
[1] H = HIGH voltage level; L = LOW voltage level;  = HIGH to LOW transition.
[2] 255 pulses are clocked into A2, Y2. The counter advances on the LOW to HIGH transition.
8. Limiting  values
 
[1] For DIP16 package: Ptot derates linearly with 12 mW/K above 70 C.
[2] For SO16 package: Ptot derates linearly with 8 mW/K above 70 C.
Table 4. Functional test sequence[1]
Inputs Control terminals Outputs Remarks
MR A2 Y2 VSS1 VDD1 Q18 to Q24
H LLV DD VSS L counter is in three 8-stage sections in parallel mode; A2 and Y2 
are interconnected (Y2 is now input); counter is reset by MR.
L [2] [2] VDD VSS H
L LLV SS VSS HV SS1 is connected to VSS.
LH L V SS VSS H the input A2 is made HIGH.
LH L V SS VDD HV DD1 is connected to VDD; Y2 is now made floating and 
becomes an output; the device is now in the 224 mode.
L  VSS VDD L counter ripples from an all HIGH state to an all LOW state.
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
VDD supply voltage 0.5 +18 V
IIK input clamping current VI < 0.5 V or VI >V DD + 0.5 V - 10 mA
VI input voltage 0.5 VDD + 0.5 V
IOK output clamping current VO < 0.5 V or VO >V DD + 0.5 V - 10 mA
II/O input/output current - 10 mA
IDD supply current to any supply terminal - 100 mA
Tstg storage temperature 65 +150 C
Tamb ambient temperature 40 +85 C
Ptot total power dissipation DIP16 package [1] - 750 mW
SO16 package [2] - 500 mW
P power dissipation per output - 100 mWHEF4521B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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9.  Recommended operating conditions
 
10. Static characteristics
 
Table 6. Recommended operating conditions
Symbol Parameter Conditions Min Typ Max Unit
VDD supply voltage 3 - 15 V
VI input voltage 0 - VDD V
Tamb ambient temperature in free air 40 - +85 C
t/V input transition rise and fall rate VDD = 5 V  - - 3.75 s/V
VDD = 10 V  - - 0.5 s/V
VDD = 15 V  - - 0.08 s/V
Table 7. Static characteristics
VSS = 0 V; VI = VSS or VDD unless otherwise specified.
Symbol Parameter Conditions VDD Tamb = 40 C Tamb = 25 C Tamb = 85 C Unit
Min Max Min Max Min Max
VIH HIGH-level input voltage IO < 1 A 5 V 3.5 - 3.5 - 3.5 - V
10 V 7.0 - 7.0 - 7.0 - V
15 V 11.0 - 11.0 - 11.0 - V
VIL LOW-level input voltage IO < 1 A 5 V - 1.5 - 1.5 - 1.5 V
10 V - 3.0 - 3.0 - 3.0 V
15 V - 4.0 - 4.0 - 4.0 V
VOH HIGH-level output voltage IO < 1 A 5 V 4.95 - 4.95 - 4.95 - V
10 V 9.95 - 9.95 - 9.95 - V
15 V 14.95 - 14.95 - 14.95 - V
VOL LOW-level output voltage IO < 1 A 5 V - 0.05 - 0.05 - 0.05 V
10 V - 0.05 - 0.05 - 0.05 V
15 V - 0.05 - 0.05 - 0.05 V
IOH HIGH-level output current VO = 2.5 V 5 V - 1.7 - 1.4 - 1.1 mA
VO = 4.6 V 5 V - 0.52 - 0.44 - 0.36 mA
VO = 9.5 V 10 V - 1.3 - 1.1 - 0.9 mA
VO = 13.5 V 15 V - 3.6 - 3.0 - 2.4 mA
IOL LOW-level output current VO = 0.4 V 5 V 0.52 - 0.44 - 0.36 - mA
VO = 0.5 V 10 V 1.3 - 1.1 - 0.9 - mA
VO = 1.5 V 15 V 3.6 - 3.0 - 2.4 - mA
II input leakage current 15 V - 0.3 - 0.3 - 1.0 A
IDD supply current IO = 0 A 5 V - 20 - 20 - 150 A
10 V - 40 - 40 - 300 A
15 V - 80 - 80 - 600 A
CI input capacitance - - - - 7.5 - - pFHEF4521B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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11. Dynamic characteristics
 
[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (CL in pF).
Table 8. Dynamic characteristics
VSS = 0 V; Tamb = 25 C; for test circuits see Figure 6; unless otherwise specified.
Symbol Parameter Conditions VDD Extrapolation formula Min Typ Max Unit
tPHL HIGH to LOW 
propagation delay
A2 to Q18; 
see Figure 5
5 V [1] 923 ns + (0.55 ns/pF)CL - 950 1900 ns
10 V 339 ns + (0.23 ns/pF)CL - 350 700 ns
15 V 212 ns + (0.16 ns/pF)CL - 220 440 ns
Qn to Qn + 1; 
see Figure 5
5 V 13 ns + (0.55 ns/pF)CL -4 0 8 0 n s
10 V 4 ns + (0.23 ns/pF)CL -1 5 3 0 n s
15 V 2 ns + (0.16 ns/pF)CL -1 0 2 0 n s
MR to Qn 5 V 93 ns + (0.55 ns/pF)CL - 120 240 ns
10 V 44 ns + (0.23 ns/pF)CL -5 5 1 1 0 n s
15 V 32 ns + (0.16 ns/pF)CL -4 0 8 0 n s
A1 to Y1; 
see Figure 5
5 V 63 ns + (0.55 ns/pF)CL - 90 180 ns
10 V 24 ns + (0.23 ns/pF)CL -3 5 7 0 n s
15 V 17 ns + (0.16 ns/pF)CL -2 5 5 0 n s
tPLH LOW to HIGH 
propagation delay
A2 to Q18; 
see Figure 5
5 V [1] 923 ns + (0.55 ns/pF)CL - 950 1900 ns
10 V 339 ns + (0.23 ns/pF)CL - 350 700 ns
15 V 212 ns + (0.16 ns/pF)CL - 220 440 ns
Qn to Qn + 1; 
see Figure 5
5 V 13 ns + (0.55 ns/pF)CL -4 0 8 0 n s
10 V 4 ns + (0.23 ns/pF)CL -1 5 3 0 n s
15 V 2 ns + (0.16 ns/pF)CL -1 0 2 0 n s
A1 to Y1; 
see Figure 5
5 V 33 ns + (0.55 ns/pF)CL - 60 120 ns
10 V 19 ns + (0.23 ns/pF)CL -3 0 6 0 n s
15 V 12 ns + (0.16 ns/pF)CL -2 0 4 0 n s
tt transition time Qn; see Figure 5 5 V [1] 10 ns + (1.00 ns/pF)CL - 60 120 ns
10 V 9 ns + (0.42 ns/pF)CL -3 0 6 0 n s
15 V 6 ns + (0.28 ns/pF)CL -2 0 4 0 n s
tW pulse width A2 HIGH; 
minimum width; 
see Figure 5
5 V 80 40 - ns
10 V 40 20 - ns
15 V 30 15 - ns
MR HIGH; 
minimum width; 
see Figure 5
5 V 70 35 - ns
10 V 40 20 - ns
15 V 30 15 - ns
trec recovery time MR; see Figure 5 5 V +20 10 - ns
10 V +15 5- n s
15 V 15 0 - ns
fmax maximum frequency A1; see Figure 5 5 V 6 12 - MHz
10 V 12 25 - MHz
15 V 17 35 - MHzHEF4521B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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12. Waveforms
 
Table 9. Dynamic power dissipation PD
PD can be calculated from the formulas shown. VSS = 0 V; tr = tf  20 ns; Tamb = 25 C.
Symbol Parameter VDD Typical formula for PD (W) where:
PD dynamic power 
dissipation
5 V PD = 1200  fi + (fo  CL)  VDD
2 fi = input frequency in MHz,
fo = output frequency in MHz,
CL = output load capacitance in pF,
VDD = supply voltage in V,
(CL  fo) = sum of the outputs.
10 V PD = 5100  fi + (fo  CL)  VDD
2
15 V PD = 13050  fi + (fo  CL)  VDD
2
a. Pulse widths, maximum frequency, recovery and transition times and A2 to Qn propagation delays
b. A1 to Y1, MR to Qn and Qn to Qn + 1 propagation delays
Measurement points are given in Table 10.
The logic levels VOH and VOL are typical output voltage levels that occur with the output load.
Fig 5. Waveforms showing measurement of dynamic characteristics
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a. Input waveforms
b. Test circuit
Test data is given in Table 10.
Definitions for test circuit:
Device Under Test (DUT);
CL = Load capacitance including jig and probe capacitance;
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
Fig 6. Test circuit for switching times
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G
Table 10. Measurement points and test data
Supply voltage Input Load
VI VM tr, tf CL
5Vt o1 5V V DD 0.5VI  20 ns 50 pFHEF4521B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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13. Application information
 
 
(1) Optional for low power operation.
Fig 7. Crystal oscillator circuit
HEF4521B
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Q18
Q24
1.8 MΩ
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Table 11. Typical characteristics for crystal oscillator
See Figure 7.
Parameter 500 kHz circuit 50 kHz circuit Unit
Crystal characteristics
Resonance frequency 500 50 kHz
Crystal cut S N -
Equivalent resistance; RS 16 . 2 k 
External resistor/capacitor values
Ro 47 750 k
CT 82 82 pF
CS 20 20 pFHEF4521B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 6 — 21 November 2011  11 of 18
NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator
 
; ,  where: 
f is in Hz, R is in , and C is in F.
, where: 
VIL(max) = maximum input voltage LOW; and 
ILI = input leakage current.
VDD = 10 V; The test circuit is shown in Figure 8.
(1) RTC; C = 1 nF; RS  2 RTC.
(2) C; RTC = 56 k; RS = 120 k.
Fig 8. RC oscillator circuit Fig 9. Oscillator frequency as a function of 
RTC and C
HEF4521B
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--------------------- HEF4521B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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gfs =d io/dvi with vo constant (see Figure 11). (1) Average + 2s.
(2) Average.
(3) Average  2s.
Where ‘s’ is the observed standard deviation.
Fig 10. Test setup for measuring forward 
transconductance
Fig 11. Typical forward transconductance gfs as a 
function of the supply voltage at Tamb = 25 C
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Rbias
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Fig 12. Voltage gain VO/VI as a function of supply 
voltage
Fig 13. Supply current as a function of supply voltage
Fig 14. Test setup for measuring the Figure 12 and Figure 13 graphs
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Y2HEF4521B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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14. Package outline
 
Fig 15. Package outline SOT38-4 (DIP16)
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
SOT38-4
95-01-14
03-02-13
MH
c
(e  ) 1
ME
A
L
s
e
a
t
i
n
g
 
p
l
a
n
e
A1
w M
b1
b2
e
D
A2
Z
16
1
9
8
E
pin 1 index
b
0 5 10 mm
scale
Note
1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.  
UNIT A
max.
12 b1
(1) (1) (1)
b2 cD E e M Z
H L
mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
A  
min.
A  
max. b
max.
w ME e1
1.73
1.30
0.53
0.38
0.36
0.23
19.50
18.55
6.48
6.20
3.60
3.05
0.254 2.54 7.62
8.25
7.80
10.0
8.3
0.76 4.2 0.51 3.2
inches 0.068
0.051
0.021
0.015
0.014
0.009
1.25
0.85
0.049
0.033
0.77
0.73
0.26
0.24
0.14
0.12
0.01 0.1 0.3
0.32
0.31
0.39
0.33
0.03 0.17 0.02 0.13
DIP16: plastic dual in-line package; 16 leads (300 mil) SOT38-4HEF4521B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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Fig 16. Package outline SOT109-1 (SO16)
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SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1HEF4521B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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15. Revision history
 
Table 12. Revision history
Document ID Release date Data sheet status Change notice Supersedes
HEF4521B v.6 20111121 Product data sheet - HEF4521B v.5
Modifications: • Section Applications removed
• Table 4: added references to Table note [1] and Table note [2]
• Table 7: IOH minimum values changed to maximum
• Figure 11, Figure note [1] and Figure note [3]: space between ‘2’ and ‘s’ removed
HEF4521B v.5 20091105 Product data sheet - HEF4521B v.4
HEF4521B v.4 20090421 Product data sheet - HEF4521B_CNV v.3
HEF4521B_CNV v.3 19950101 Product specification - HEF4521B_CNV v.2
HEF4521B_CNV v.2 19950101 Product specification - -HEF4521B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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16. Legal information
16.1 Data  sheet  status
 
[1] Please consult the most recently issued document before initiating or completing a design. 
[2] The term ‘short data sheet’ is explained in section “Definitions”. 
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status 
information is available on the Internet at URL http://www.nxp.com. 
16.2 Definitions
Draft — The document is a draft version only. The content is still under 
internal review and subject to formal approval, which may result in 
modifications or additions. NXP Semiconductors does not give any 
representations or warranties as to the accuracy or completeness of 
information included herein and shall have no liability for the consequences of 
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet 
with the same product type number(s) and title. A short data sheet is intended 
for quick reference only and should not be relied upon to contain detailed and 
full information. For detailed and full information see the relevant full data 
sheet, which is available on request via the local NXP Semiconductors sales 
office. In case of any inconsistency or conflict with the short data sheet, the 
full data sheet shall prevail.
Product specification — The information and data provided in a Product 
data sheet shall define the specification of the product as agreed between 
NXP Semiconductors and its customer, unless NXP Semiconductors and 
customer have explicitly agreed otherwise in writing. In no event however, 
shall an agreement be valid in which the NXP Semiconductors product is 
deemed to offer functions and qualities beyond those described in the 
Product data sheet.
16.3 Disclaimers
Limited warranty and liability — Information in this document is believed to 
be accurate and reliable. However, NXP Semiconductors does not give any 
representations or warranties, expressed or implied, as to the accuracy or 
completeness of such information and shall have no liability for the 
consequences of use of such information. 
In no event shall NXP Semiconductors be liable for any indirect, incidental, 
punitive, special or consequential damages (including - without limitation - lost 
profits, lost savings, business interruption, costs related to the removal or 
replacement of any products or rework charges) whether or not such 
damages are based on tort (including negligence), warranty, breach of 
contract or any other legal theory. 
Notwithstanding any damages that customer might incur for any reason 
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards 
customer for the products described herein shall be limited in accordance 
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make 
changes to information published in this document, including without 
limitation specifications and product descriptions, at any time and without 
notice. This document supersedes and replaces all information supplied prior 
to the publication hereof.
Suitability for use — NXP Semiconductors products are not designed, 
authorized or warranted to be suitable for use in life support, life-critical or 
safety-critical systems or equipment, nor in applications where failure or 
malfunction of an NXP Semiconductors product can reasonably be expected 
to result in personal injury, death or severe property or environmental 
damage. NXP Semiconductors accepts no liability for inclusion and/or use of 
NXP Semiconductors products in such equipment or applications and 
therefore such inclusion and/or use is at the customer’s own risk.
Applications — Applications that are described herein for any of these 
products are for illustrative purposes only. NXP Semiconductors makes no 
representation or warranty that such applications will be suitable for the 
specified use without further testing or modification. 
Customers are responsible for the design and operation of their applications 
and products using NXP Semiconductors products, and NXP Semiconductors 
accepts no liability for any assistance with applications or customer product 
design. It is customer’s sole responsibility to determine whether the NXP 
Semiconductors product is suitable and fit for the customer’s applications and 
products planned, as well as for the planned application and use of 
customer’s third party customer(s). Customers should provide appropriate 
design and operating safeguards to minimize the risks associated with their 
applications and products. 
NXP Semiconductors does not accept any liability related to any default, 
damage, costs or problem which is based on any weakness or default in the 
customer’s applications or products, or the application or use by customer’s 
third party customer(s). Customer is responsible for doing all necessary 
testing for the customer’s applications and products using NXP 
Semiconductors products in order to avoid a default of the applications and 
the products or of the application or use by customer’s third party 
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in 
the Absolute Maximum Ratings System of IEC 60134) will cause permanent 
damage to the device. Limiting values are stress ratings only and (proper) 
operation of the device at these or any other conditions above those given in 
the Recommended operating conditions section (if present) or the 
Characteristics sections of this document is not warranted. Constant or 
repeated exposure to limiting values will permanently and irreversibly affect 
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors 
products are sold subject to the general terms and conditions of commercial 
sale, as published at http://www.nxp.com/profile/terms, unless otherwise 
agreed in a valid written individual agreement. In case an individual 
agreement is concluded only the terms and conditions of the respective 
agreement shall apply. NXP Semiconductors hereby expressly objects to 
applying the customer’s general terms and conditions with regard to the 
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or 
construed as an offer to sell products that is open for acceptance or the grant, 
conveyance or implication of any license under any copyrights, patents or 
other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein 
may be subject to export control regulations. Export might require a prior 
authorization from competent authorities.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development. 
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. 
Product [short] data sheet Production This document contains the product specification. HEF4521B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
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Non-automotive qualified products — Unless this data sheet expressly 
states that this specific NXP Semiconductors product is automotive qualified, 
the product is not suitable for automotive use. It is neither qualified nor tested 
in accordance with automotive testing or application requirements. NXP 
Semiconductors accepts no liability for inclusion and/or use of 
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in 
automotive applications to automotive specifications and standards, customer 
(a) shall use the product without NXP Semiconductors’ warranty of the 
product for such automotive applications, use and specifications, and (b) 
whenever customer uses the product for automotive applications beyond 
NXP Semiconductors’ specifications such use shall be solely at customer’s 
own risk, and (c) customer fully indemnifies NXP Semiconductors for any 
liability, damages or failed product claims resulting from customer design and 
use of the product for automotive applications beyond NXP Semiconductors’ 
standard warranty and NXP Semiconductors’ product specifications.
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks 
are the property of their respective owners.
17. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.comNXP Semiconductors HEF4521B
24-stage frequency divider and oscillator
© NXP B.V. 2011. All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 21 November 2011
Document identifier: HEF4521B
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’. 
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